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Abstract
The most common assumption for chip-level inductance
extraction is to restrict the current return path to the closest
power or ground lines. This paper shows that this assump-
tion is not necessarily valid for technologies beyond 0.1µm.
The actual inductance can exceed twice the value that is ex-
tracted from the model considering only the nearest current
return paths. Analytical formulae to predict the worst case
self inductance are proposed to deal with the errors that re-
sult from this assumption. These equations can be used as
metrics to decide the size of inductance extraction window
for future CAD tools.
1. Introduction
As technology scales and chip operating frequencies in-
crease, on-chip inductance has emerged as an important fac-
tor that needs to be modeled and extracted accurately in or-
der to perform correct timing and noise analysis.
In chip environment, where the return paths are un-
known, partialelementequivalentcircuit(PEEC)modelsare
often used to accurately simulate inductance effects [1]. In
this approach, partial inductance value is assigned to each
wire segment and circuit simulation determines the return
path. PEEC modeling results in dense inductance matrix
and even with the fast matrix solution methods [7], it is still
computation and memory intensive to be used in chip-level.
Although PEEC modeling can be an accurate method to
model inductance at post layout veriﬁcation stage, design-
ers prefer to estimate the impact of inductance on the design
before doing the circuit simulation of the whole chip. Since
inductance is a physical property of a current loop, induc-
tance extraction method based on a priori knowledge of the
current return path is called loop inductance. Loop induc-
tance based methods have been used in analytical induc-
tance model proposed in [2], table-based inductance mod-
eling in [3], and frequency dependent inductance and resis-
tance extraction in [4].
At low frequencies, return current seeks the minimum
resistance path. If there are multiple co-planar return paths
that are connected through orthogonal wires, return currents
can be widely spread to these multiple power or ground
wires. At high frequencies, current return path is to min-
imize loop inductance. In this case, we can assume that
all the current returns through closest power or ground to
minimize the loop size. Inductance is maximum at low fre-
quency and gradually decreases as frequency increases. In
the extraction, the difﬁculty comes from identifying the ac-
tual current return paths that deﬁne the current loop. The
most common assumption, regardless of the frequency of
interest, is to restrict the current return paths to the closest
power or ground lines [2], [3], [5], [6]. This assumption is
widely accepted because it localizes the extraction window
and simpliﬁes the inductance extraction at the design stage.
This paper shows that the closest return path assumption
is not necessarily valid for technologies below 0.1µm. An-
alytical formulae that can predict the worst case inductance
are proposed and suggestions on dealing with the errors that
comefromtheclosestreturnpathassumptioninfutureCAD
tools are made.
2. Accuracy of Coplanar Two-line Return Path
Model
In order to test the accuracy of the closest current return
path assumption, a signal line is sandwiched between two
ground return paths as in Figure 1. This conﬁguration is
referred to as the Coplanar Two-line Return (CTR) model.
The number of possible return paths is then increased, as
shown in Figure 2. Simulations were performed with Fas-
tHenry, a multipole-accelerated 3D inductance solver [7].
The line geometries for simulation were chosen based on
the projections for 0.1µm technology. Figure 3 shows the
frequency response of the loop inductance with different
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Figure 1. Coplanar Two-line Return (CTR)
model.
H
w
l
G G G
d
S G G G
d/2 d
d=2(s+w)
s
Figure2.Signallinewithmultiplereturnpaths
on both sides. This conﬁguration represents
a signal line located in regular power grid, or
one in the middle of shielded bus structure.
numbers of current return paths. In this ﬁgure, the low fre-
quency inductance value holds up to around 1 GHz before it
starts to decay and it doesn’t settle to that of CTR model un-
til 40GHz. Thus, for frequencies in several gigahertz range,
the CTR model signiﬁcantly underestimates the inductance.
InTable1, theunderestimationofinductanceissummarized
for different number of return paths. It shows that for fre-
quencies up to 1GHz and in the presence of 32 return paths,
the actual inductance is more than double that of the CTR
model and even at 5GHz the inductance is still 55% more
than that of the CTR model. In some cases, such as a signal
line near the edge of a chip, the current return paths are only
on one side of the signal line as in Figure 4. Inductance un-
derestimation for this conﬁguration, again compared with
the closest return path model, is summarized in Table 2.
The underestimation of inductance can generate intolerable
errors in delay modeling and lead to erroneous designs.
3. Analytical Formulae
Simulations from the previous section show that induc-
tance modeling based on CTR model can produce signiﬁ-
cant underestimation of inductance. The following analyt-
ical equations are proposed to help estimate the error in-
troduced by limiting the number of possible return paths.
For this purpose, two analytical formulae are derived for
the worst case loop inductance of a signal line with multi-
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Figure 3. Inductance vs. frequency using dif-
ferent number of return paths. Signal line
has return paths on both sides. Two returns
correspond to CTR model. Results are from
FastHenry simulation. w=0.5µm, s=0.5µm,
l=1000µm, H=0.8µm.
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Figure 4. Signal line with return paths on one
side. This conﬁguration represents a signal
line located near the edge of the chip.
ple return paths. Equation 1 is for the signal line with return
paths on both sides as in Figure 2. Equation 2 is for the
signal line with multiple return paths only on one side as in
Figure 2.
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N is the number of adjacent power-ground lines, d is
the center to center distance between conductors, w and H#o f 600 1 2 3 5
Returns (MHz) (GHz) (GHz) (GHz) (GHz)
4 17.8% 17.7% 17.5% 17.1% 16.1%
6 34.7% 34.5% 33.8% 32.4% 29.4%
10 60.2% 59.3% 56.8% 52.4% 44.1%
16 86.1% 83.5% 76.8% 66.7% 51.7%
32 122.9% 113.5% 95.1% 75.8% 54.9%
Table 1. Underestimation of inductance com-
pared to the closest return path assumption
at different frequencies. For signal line with
return paths on both sides as in Figure 2.
w=0.5µm, s=0.5µm, l=1000µm, H=0.8µm
#o f 600 1 2 3 5
Returns (MHz) (GHz) (GHz) (GHz) (GHz)
4 12.7% 12.5% 12.2% 11.5% 10.0%
6 27.2% 26.8% 25.6% 23.5% 19.3%
10 46.7% 45.3% 41.5% 35.7% 26.5%
16 64.9% 61.0% 52.3% 41.9% 29.0%
32 91.5% 77.9% 59.7% 44.9% 30.0%
Table 2. Underestimation of inductance com-
pared to the closest return path assump-
tion at different frequencies. For signal line
with return paths on one side as in Figure 4.
w=0.5µm, s=0.5µm, l=1000µm, H=0.8µm
are width and thickness of return wires respectively. Fig-
ure 5 and Figure 6 show that the analytical expressions in
Equations 1 and 2 accurately match the actual inductance
simulated for different dimensions.
The derivation of the analytical formulae is based on
partial self and mutual inductance values. Current density
within each wire is assumed to be uniform. All the mu-
tual couplings between the wire segments are taken into
account. Equivalent loop inductance is found from energy
conservation [4]. Closed-form analytical formula is derived
based on ﬁrst order trapezoidal approximation of sequence,
and further simpliﬁed by solving non-linear least square
problem directly using Nelder-Mead simplex optimizer [8].
Parameter g is a function of d , w and H.I fd  l,s o
that we can neglect the second term, only the ﬁrst term in
Equation 1 and 2 has the geometry dependence. As N, the
number of return paths, increases, the ﬁrst term linearly de-
creases and the third term logarithmically increases. If g is
small, in other words, spacing between the wires are com-
parable to wire width, the CTR model generates signiﬁcant
error as shown in Figure 7. Also note that as g increases, the
CTR model generates smaller error in predicting the loop
inductance. For signal or clock lines, spacing between the
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Figure 5. Comparison of inductance pre-
dicted by analytical equation and FastHenry
for signal line with return paths on both sides
as in Figure 4.
lines are comparable to the wire widths, which results in
small g. Thus, extracting the self loop inductance by re-
stricting the return path to closest power or ground can lead
to a signiﬁcantly optimistic value. The proposed equations
can predict the worst case inductance errors that occur by
restricting the current return paths to the closest power or
ground lines.
4. Prediction for Future Technologies and Con-
clusions
For future technologies, it is important to note that the
inductance underestimation using the closest return path as-
sumption model will further worsen due to the scaling of
wire pitches, as in Figure 8. As a result, determining the
number of return paths that must be included in the induc-
tance extraction is inevitable for future CAD tools. Analyti-
cal formulae suggested in this paper can predict how the in-
ductance varies with technology, geometry and layout. Fu-
ture CAD tools will need to be able to determine the number
of return paths that must be considered, so that acceptable
accuracy is guaranteed without consuming too much com-
putation time.
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Figure 7. For small g, underestimation of in-
ductance based on closest return path as-
sumption is signiﬁcant.
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